capacitor circuit. The performance of this block usually This paper aims to build intuition and provide insight into limits both the accuracy and maximum operating speed of the effect of adding switch resistances as it relates to the the entire ADC.
step response and the pole/zero locations of the closed loop A single ended version of the common "capacitor flip-transfer function. Section II reviews damping of the ideal over" implementation of a 1.5-b MDAC is shown in Fig. 1 closed loop system for minimum settling time. Section III [1] . During the first clock phase, the signal is sampled onto covers the effect of resistances in the sampling, feedback, the sampling capacitors Cs and CF. In (4) with closed loop poles located at (6), natural frequency of (7), and damping factor of (8). The expression for the overshoot. This occurs when the frequency of the parasitic OpAmp pole is 4 times greater than cou, corresponding to a o2 = n * (1JA) = n * oa (2) 76 degree loop phase margin. In this case, the presence of the parasitic OpAmp pole reduces the settling time by 3300 gm compared to a system without the parasitic pole. This is ,,=K C A because the critically damped pole pair appears at twice the Cs + CL 1 + s (3) frequency of the loop unity gain bandwidth.
CF
The pole/zero diagram for an under-damped example is shown in Fig. 3 level OpAmp models, modifying the feedback resistance decreased the setting time by 4500 and 25% respectively. with resistances that create equal time constants, 4 times faster than the loop unity gain bandwidth, c) additional resistance in the feedback path.
